n TLB use associative mapping hardware to simultaneously interrogates all TLB entries to find a match on page number n The TLB must be flushed each time a new process enters the Running state n The CPU uses two levels of cache on each virtual memory reference u first the TLB: to convert the logical address to the physical address u once the physical address is formed, the CPU then looks in the cache for the referenced word