|
|
| Multiple Interrupts: |
|
| Sequential Order |
|
|
|
|
|
|
|
|
| ä | Disable
interrupts during an interrupt |
|||||
| ä | Interrupts
remain pending until the processor enables |
|||||
| interrupts |
||||||
| ä | After
interrupt handler routine completes, the processor |
|||||
| checks
for additional interrupts |
||||||
